12-Channel Self Calibration Capacitive Touch Sensor

Specification V1 Preliminary

For details see TSM12 datasheet

1 Specification


1.1 General Feature

- 12-Channel capacitive sensor with auto sensitivity calibration
- Selectable output operation (single mode / multi-mode)
- Independently adjustable in 8 step sensitivity
- Touch intensity can be detectable within 3 steps (Low, Middle and High)
- Adjustable internal frequency with external resister
- Adjustable response time and interrupt level by the control registers
- I2C serial interface
- Embedded high frequency noise elimination circuit
- Embedded power key function on channel 1 for mobile phone application
- RoHS compliant 24SOP package

1.2 Application

- Mobile application (mobile phone / PDA / PMP etc)
- Membrane switch replacement
- Sealed control panels, keypads
- Door key-lock matrix application
- Touch screen replacement application

1.3 Package (24SOP)



TS12 24SOP (Drawings not to scale)

2 Pin Description (24SOP)

PIN No.	Name	1/0	Description	Protection		
1	CS7	Analog Input	CH7 capacitive sensor input	VDD/GND		
2	CS8	Analog Input	CH8 capacitive sensor input	VDD/GND		
3	CS9	Analog Input	CH9 capacitive sensor input	VDD/GND		
4	CS10	Analog Input	CH10 capacitive sensor input	VDD/GND		
5	VDD	Digital Input	4E)	VDD/GND		
6	CS11	Analog Input	CH11 capacitive sensor input	VDD/GND		
7	CS12	CS12 Analog Input CH12 capacitive sensor input		VDD/GND		
8	VSS Ground Supply ground		VDD			
9	IRBIAS	Analog Input	Internal I2C clk frequency adjust input	VDD/GND		
10	RST	Digital Input	System reset (High reset)	VDD/GND		
11	SCL			VDD/GND		
12 SDA		Digital Input/Output	I2C data (Open drain)	VDD/GND		
13	INT	Digital Output	Interrupt output (Open drain)	VDD/GND		
14	I2C_EN	Digital Input	I2C enable(Low enable)	VDD/GND		
15	VDD	Digital Input	(-)	VDD/GND		
16	VSS	Ground	Supply ground	VDD		
17	VDD	Digital Input	=	VDD/GND		
18	CS1	Analog Input	CH1 capacitive sensor input	VDD/GND		
19	CS2	Analog Input	CH2 capacitive sensor input	VDD/GND		
20	CS3	Analog Input	CH3 capacitive sensor input	VDD/GND		
21	CS4	Analog Input	CH4 capacitive sensor input	VDD/GND		
22	RBIAS	Analog Input	Internal bias adjust input	VDD/GND		
23	CS5	Analog Input	CH5 capacitive sensor input	VDD/GND		
24						

3 Absolute Maximum Rating

Battery supply voltage 5.0V

Maximum voltage on any pin

Maximum current on any PAD 100mA

Power Dissipation 800mW

Storage Temperature -50 ~ 150 °C

Operating Temperature -20 ~ 75 °C

Junction Temperature 150 °C

Note Unless any other command is noted, all above are operated in normal temperature.

4 ESD & Latch-up Characteristics

4.1 ESD Characteristics

Mode	Polarity	Max	Reference	
		2000V	VDD	
H.B.M	Pos / Neg	2000V	vss	
		2000V	P to P	
		200V	VDD	
M.M	Pos / Neg	200V	VSS	
		200V	P to P	
CDM	D / N	500V	DIDECT	
C.D.M	Pos / Neg	800V	DIRECT	

4.2 Latch-up Characteristics

Mode	Polarity	Max	Test Step		
I Test -	Positive	200mA	25mA		
Trest	Negative	-200mA	ZemA		
V supply over 5.0V	Positive	8.0V	1.0V		

5 Electrical Characteristics

V_{DD}=3.3V, Rb=510k, (Unless otherwise noted), T_A = 25℃

Characteristics	Symbol	Test Condition	Min	Тур	Max	Units	
Operating supply voltage	V _{DD}		2.5	3.3	5.0	٧	
100 mm - 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N	V _{DD} = 3.3V R _B =510k	550	80	130		
0	aal	V _{DD} = 5.0V R _B =510k	15 -1 5	200	315	μA	
Current consumption	82	V _{DD} = 3.3V R _B =510k R _{I20} =20k	l tr ie i	1.5	-	A	
Note1	I _{DD_120}	V _{DD} = 5.0V R _B =510k R _{I20} =30k	1925	2.3	1000	mA	
		IDD_I2C Disable	25	1 to -0	1	μА	
Output maximum sink current	l _{out}	T _A = 25°C	125	12	4.0	mA	
Sense input capacitance range Note2	Св		82	10	100	pF	
Sense input resistance range	Rs		5=	200	1000	Ω	
Minimum detective capacitance difference	ΔC	Cs = 10pF, C _{DEG} = 200pF (I2C default sensitivity select)	0.2	-	-	pF	
Output impedance	<u>=</u>)	ΔC > 0.2pF, Cs = 10pF, (I2C default sensitivity select)	8771	12	573		
(open drain)	Zo	ΔC < 0.2pF, Cs = 10pF, (I2C default sensitivity select)		30M	1000	Ω	
Self calibration time after	-	$V_{DD} = 3.3 \text{V R}_{B} = 510 \text{k}$	P -	100	-	ms	
system reset	TOAL	V _{DD} = 5.0V R _B = 510k	1925	80			
Recommended bias resistance range	R _B	$V_{DD} = 3.3V$	200	510	820	kΩ	
Note3	1.0	$V_{DD} = 5.0V$	330	620	1200	1300	
Maximum bias capacitance	C _{B_MAX}	2000000	-	820	1000	pF	

Note 1: In case of SCL frequency is 500kHz.

Note 2: The sensitivity can be increased with lower C₈ value.

The recommended value of C_s is 10pF when using 3T PC(Poly Carbonate) cover and 10 mm x 7 mm touch pattern.

Note 3: The lower R_B is recommended in noisy condition.

7.6 First Byte

7.6.1 Slave Address


It is the first byte from the start condition. It is used to access the slave device.

TS12 Chip Address: 7bit

Address	
0xF0	

7.6.2 R/W

The direction of data is decided by the bit and it follows the address data.




7.7 Transferring Data

7.7.1 Write Operation


The byte sequence is as follows:

- the first byte gives the device address plus the direction bit (R/W = 0).
- the second byte contains the internal address of the first register to be accessed.
- the next byte is written in the internal register. Following bytes are written in successive internal registers.
- the transfer lasts until stop conditions are encountered.
- the TS12 acknowledges every byte transfer.




7.7.2 Read Operation

The address of the first register to read is programmed in a write operation without data, and terminated by the stop condition. Then, another start is followed by the device address and R/W= 1. All following bytes are now data to be read at successive positions starting from the initial address.



7.7.3 Read/Write Operation



rt	ite register 0x0 Device Address 0xD0	ACK	Register Address 0x00	ACK	Data AA	ACK	Data 88	ACK	St
ad	register 0x00 a	and 0x0)1						
ırt	Device Address 0xD0	ACK	Register Address 0x00	ACK	Stop				
	Device			9			7.5		
art	Address 0xD1	ACK	Data Read AA	ACK	Sata Read BB	ACK	Stop		

8 TS12 Register List


- ◆ Note: The unused bits (defined as reserved) in I²C registers must be kept to zero.
- ◆ Note: The bit0 and bit1 of CTRL2 register must be written by 0b11 after power on during an initialize phase. (Refer to the chapter 9. initialize flow)
- ◆ Note: HS (High Sensitivity) / MS (Middle Sensitivity) / LS (Low Sensitivity)
- Note: Low Output (light touch) / Middle Output (middle touch) / High Output (hard touch)

8.1 I²C Register Map

	Addr.	Reset Value (Bin)	Register Function and Description								
Name	(Hex)		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Sensitivity1	02h	1011 1011	Ch2HL		Ch2M		Ch1HL		Ch1M		
Sensitivity2	03h	1011 1011	Ch4HL		Ch4M		Ch3HL		Ch3M		
Sensitivity3	04h	1011 1011	Ch6HL		Ch6M		Ch5HL		Ch5M		
Sensitivity4	05h	1011 1011	Ch8HL		Ch8M		Ch7HL		Ch7M		
Sensitivity5	06h	1011 1011	Ch10HL		Ch10M		Ch9HL	Ch9M			
Sensitivity6	07h	1011 1011	Ch12HL		Ch12M		Ch11HL	Ch11M			
CTRL1	08h	0010 0010	MS	F	TC	C		RTC			
CTRL2	09h	0000 01XX	0	0	0	0	SRST	IDLE	1	1	
Ref_rst1	0Ah	1111 1110	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Ref_rst2	0Bh	0000 1111	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Ch_hold1	0Ch	1111 1110	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Ch_hold2	0Dh	0000 1111	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Cal_hold1	0Eh	0000 0000	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Cal_hold2	0Fh	0000 0000	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Output1	10h	0000 0000	OU	T4 OUT3		T3	OU	T2	OU	T1	
Output2	11h	0000 0000	OU	T8	OU	T 7	OU	T6	OU	T5	
Output3	12h	0000 0000	OUT	12	OU	T11	OUT	Γ10	21772 4 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		

VDD

10.1 Application Example in clean power environment



TS12 Application Example Circuit (Clean power environment)

- In PCB layout, R_B should not be placed on touch pattern. If not, C_B has to be connected. The R B pattern should be routed as short as possible.
- ♣ The CS patterns also should be routed as short as possible and the width of line might be about 0.25mm.
- The capacitor that is between VDD and GND is an obligation. It should be located as close as possible from TS12.
- The CS pattern routing should be formed by bottom metal (opposite metal of touch PAD).
- The empty space of PCB must be filled with GND pattern to strengthen GND pattern and to prevent external noise from interfere with sensing frequency.
- The TS12 is reset if RST Pin is high. (See 6.3 Reset implementation chapter)

9


0 CB CS12 CS11 CS10 CS9 CS8 CS7 610K RBAS IRBAS CS12 CS11 CS10 CS9 CS8 CS7 CS6 CS5 CS4 CS2 CS2 CS1 PAD11 PAD10 PAD9 PAD8 PAD8 VDD V00 V00 V00 VSS V85 Ď 01 10 PAD4 RST RST ήσκ ήσκ ήσκ ήσκ 11 12 13 14 SOA SDA INT IZC_EN INT IZC_EN TS12 VDD Lc_8 100 100 100 100 100 ō

10.2 Application Example in noisy environment

TS12 Application Example Circuit (Noisy environment)

- The VDD periodic voltage ripple over 50mV and the ripple frequency is lower than 10 kHz can cause wrong sensitivity calibration. To prevent above problem, power (VDD, GND) line of touch circuit should be separated from other circuit. Especially LED driver power line or digital switching circuit power line certainly should be treated to be separated from touch circuit.
- ♣ The smaller R_B is recommended in noisy environments.

11 MECHANICAL DRAWING



NOTE: Dimensions are in millimeters.

LIFE SUPPORT POLICY

touchSEMI PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES NOR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF THE EPSILLON COMPANY. touchSEMI IS MEMBER OF EPSILLON COMPANY.

touchSEMI Sales Office



www.touchsemi.com

Tel.: (+420) 212247491 Fax: (+420) 212247466

Na mokrině 45, 130 00 Prague 3 Czech Republic, EU